

POWER AMPLIFIER

BACKGROUND OF THE INVENTION

1. Field of the Invention

5 The present invention relates to a power amplifier applied for example to a transmitter of a wireless communication system, more particularly relates to an improvement of a bias circuit setting the bias current.

10 2. Description of the Related Art

 The bias current of a power amplifier is a very important factor determining its characteristics. Especially, power amplifiers for transmission used for digital mobile phones etc. require high linearity, so the
15 setting of the bias current is becoming extremely important.

 FIG. 1 is a circuit diagram of a general bias circuit of a power amplifier disclosed in, for example, Japanese Unexamined Patent Publication (Kokai) No. 6-
20 120414.

 As shown in FIG. 1, the bias circuit has a field effect transistor (FET) 1, a bias voltage supply terminal 2 of a gate bias voltage V_{gg} , a resistance element R1, and a resistance element R2. In the bias
25 circuit of FIG. 1, the resistance element R1 and the

resistance element R2 are connected in series between the bias voltage supply terminal 2 and the ground GND, and the connection point of the resistance element R1 and R2 is connected to a gate terminal G of the FET 1. A drain
5 terminal D of the FET 1 is connected to a supply line of a power source voltage Vdd, and a source terminal S of the FET 1 is grounded. The gate bias voltage Vgg is supplied from the bias voltage supply terminal 2 to set the bias current.

10 Summarizing the problems to be solved by the invention, the above power amplifier does not suffer from any problems at room temperature, but if the ambient temperature changes, there is the problem that the bias current of the power amplifier changes greatly from the
15 setting at room temperature especially at the low temperature or high temperature. As a result, the linearity of the power amplifier remarkably deteriorates.

SUMMARY OF THE INVENTION

An object of the present invention is to provide a
20 power amplifier able to minimize the deterioration of the linearity with respect to the ambient temperature.

To attain the above object, according to a first aspect of the present invention, there is provided a power amplifier comprising a field effect transistor, a
25 bias voltage supply terminal supplied with a bias voltage,

a reference potential, a first resistance element, and a second resistance element with a temperature coefficient smaller than that of the first resistance element, wherein a first terminal of the first resistance element and a first terminal of the second resistance element are
5 connected, a connection point of those terminals is connected to a gate terminal of the field effect transistor, a second terminal of the first resistance element is connected to the bias voltage supply terminal,
10 a second terminal of the second resistance element is connected to the reference potential, and the field effect transistor and the first resistance element are semiconductor devices formed on the same semiconductor substrate.

15 Preferably, a resistance value of the second resistance element is variable.

According to a second aspect of the present invention, there is provided a power amplifier comprising a field effect transistor, a bias voltage supply terminal
20 supplied with a bias voltage, a reference potential, a first resistance element, a second resistance element, and a third resistance element with a temperature coefficient smaller than those of the first resistance element and the second resistance element, wherein a
25 first terminal of the first resistance element and a

first terminal of the second resistance element are connected, a connection point of those terminals is connected to a gate terminal of the field effect transistor, a second terminal of the second resistance element is connected to a first terminal of the third resistance element, a second terminal of the first resistance element is connected to the bias voltage supply terminal, a second terminal of the third resistance element is connected to the reference voltage, and the field effect transistor, the first resistance element, and the second resistance element are semiconductor devices formed on the same semiconductor substrate.

Preferably, a resistance value of the third resistance element is variable.

According to a third aspect of the preset invention, there is provided a power amplifier, comprising a field effect transistor, a bias voltage supply terminal supplied with a bias voltage, a reference potential, a first resistance element, a second resistance with a temperature coefficient smaller than that of the first resistance element, and a third resistance element with a temperature coefficient smaller than that of the first resistance element, wherein a first terminal of the first resistance element and a first terminal of the second

resistance element are connected, a second terminal of the second resistance element and a first terminal of the third resistance element are connected, a connection point of those terminals is connected to a gate terminal of the field effect transistor, a second terminal of the first resistance element is connected to the bias voltage supply terminal, a second terminal of the third resistance element is connected to the reference potential, and the field effect transistor and the first resistance element are semiconductor devices formed on the same semiconductor substrate.

Preferably, a resistance value of the third resistance element is variable.

According to the first aspect of the present invention, since the temperature coefficient of resistance of the first resistance element at the bias voltage supply side is larger than that of the second resistance element at the ground side, the voltages supplied to the gate terminal of the FET change in accordance with changes of the ambient temperature. Due to this, the power amplifier is supplied with the optimum bias voltages in accordance with each temperature. As a result, it is possible to prevent the deterioration of the basic characteristics, especially the linearity. Further, since the FET and the first resistance element

are formed on the same semiconductor substrate, it is possible to reduce the number of parts in comparison with bias circuits constituted by so-called chip resistors.

Accordingly, there is the advantage that the size of the power amplifier can be reduced. Note that by configuring the second resistance element so that the temperature coefficient is smaller than that of the first resistance element and the resistance value is variable, it becomes possible to adjust the bias current to any set value.

10 According to the second aspect of the present invention, since the temperature coefficients of resistance of the first resistance element and the second resistance element at the bias voltage supply side are larger than that of the third resistance element at the ground side, the voltages supplied to the gate terminal of the FET change in accordance with the change of the ambient temperature. Due to this, the power amplifier is supplied with the optimum bias voltage in accordance with each temperature. As a result, it is possible to prevent deterioration of the basic characteristics, especially the linearity. Further, since the FET, the first resistance element, and the second resistance element are formed on the same semiconductor substrate, it is possible to reduce the number of the parts in comparison with bias circuits constituted by so-called chip

15

20

25

resistors. Accordingly, there is the advantage that the size of the power amplifier can be reduced. Note that by configuring the third resistance element so that the temperature coefficient is smaller than those of the first resistance element and the second resistance element and the resistance value is variable, it becomes possible to adjust the bias current to any set value.

According to the third aspect of the present invention, since the temperature coefficient of resistance of the first resistance element at the bias voltage supply side is larger than those of the second resistance element and the third resistance element at the ground side, the voltages supplied to the gate terminal of the FET change in accordance with changes of the ambient temperature. Due to this, the power amplifier is supplied with the optimum bias voltage in accordance with each temperature. As a result, it is possible to prevent the deterioration of the basic characteristics, especially the linearity. Further, since the FET and the first resistance element are formed on the same semiconductor substrate, it is possible to reduce the number of the parts in comparison with bias circuits constituted by so-called chip resistors. Accordingly, there is the advantage that the size of the power amplifier can be reduced. Note that by configuring the

second resistance element and the third resistance element so that temperature coefficients are smaller than that of the first resistance element and the resistance values are variable, it becomes possible to adjust the bias current to any set value.

BRIEF DESCRIPTION OF THE DRAWINGS

These and other objects and features of the present invention will become clearer from the following description of the preferred embodiments given with reference to the attached drawings, wherein:

FIG. 1 is a circuit diagram of a general bias circuit of a power amplifier;

FIG. 2 is a circuit diagram of a power amplifier according to a first embodiment of the present invention;

FIG. 3 is a circuit diagram of a power amplifier according to a second embodiment of the present invention;

FIG. 4 is a circuit diagram of a power amplifier according to a third embodiment of the present invention;

FIG. 5 is a circuit diagram of a power amplifier according to a fourth embodiment of the present invention;

FIG. 6 is a view of the relationship between a resistance value of a resistance element R41 and the temperature at the power amplifier of FIG. 5 when a bias

voltage V_{gg} is set to 2.7V and the temperature range of use is set from -30°C to $+85^{\circ}\text{C}$;

FIG. 7 is a view of the relationship between a resistance value of a resistance element R41 and a gate bias voltage V_g supplied to a gate of an FET at the power amplifier of FIG. 5; and

FIG. 8 is a view of an ACPR characteristic of a power amplifier with respect to the ambient temperature.

10 DESCRIPTION OF THE PREFERRED EMBODIMENTS

Below, an explanation will be given of embodiments of the present invention with reference to the drawings.

First Embodiment

FIG. 2 is a circuit diagram of a power amplifier according to a first embodiment of the present invention.

The power amplifier 10 has, as shown in FIG. 2, an FET (field effect transistor) 11, a bias voltage supply terminal 12 supplied with a plus voltage V_{gg} , a power source voltage supply terminal 13 supplied with a power source voltage V_{dd} , a ground potential (reference potential) GND, a first resistance element R11, and a second resistance element R12 with a temperature coefficient smaller than that of the first resistance element R11.

25 A first terminal of the first resistance element R11

and a first terminal of the second resistance element R12 are connected and the connection point ND11 is connected to a gate terminal G of the FET 11. A second terminal of the first resistance element R11 is connected to the bias
5 voltage supply terminal 12, and a second terminal of the second resistance element R12 is connected to the ground potential GND. A drain terminal D of the TFT 11 is connected to the power source voltage supply terminal 13, and a source terminal S is connected to the ground
10 potential GND. The FET 11 and the first resistance element R11 are semiconductor devices formed on the same semiconductor substrate 14.

In this power amplifier 10, since the temperature coefficient of resistance of the first resistance element
15 R11 at the bias voltage supply side is larger than that of the second resistance element R12 at the ground side, the voltages supplied to the gate terminal G of the FET 11 change in accordance with changes of the ambient temperature. Due to this, the power amplifier 10 is
20 supplied with the optimum bias voltages in accordance with each temperature. As a result, it is possible to prevent the deterioration of the basic characteristics, especially the linearity. Further, since the FET 11 and the first resistance element R11 are formed on the same
25 semiconductor substrate 14, it is possible to reduce the

number of parts in comparison with bias circuits constituted by so-called chip resistors. Accordingly, there is an advantage that the size of the power amplifier can be reduced.

5 Note that by configuring the second resistance element R12 so that the temperature coefficient is smaller than that of the first resistance element R11 and the resistance value is variable, it becomes possible to adjust the bias current to any set value.

10 Second Embodiment

FIG. 3 is a circuit diagram of a power amplifier according to a second embodiment of the present invention.

The power amplifier 20 has, as shown in FIG. 3, an FET (field effect transistor) 21, a bias voltage supply terminal 22 supplied with a plus bias voltage V_{gg} , a power source voltage supply terminal 23 supplied with a power source voltage V_{dd} , a ground potential (reference potential) GND, a first resistance element R21, a second resistance element R22, and a third resistance element R23 with a temperature coefficient smaller than those of the first resistance element R21 and the second resistance element R22.

A first terminal of the first resistance element R21 and a first terminal of the second resistance element R22 are connected and the connection point ND21 is connected

to a gate terminal G of the FET 21. A second terminal of the second resistance element R22 is connected to a first terminal of the third resistance element 23, a second terminal of the first resistance element R21 is connected to the bias voltage supply terminal 22, and a second terminal of the third resistance element R23 is connected to the ground potential GND. A drain terminal D of the FET 21 is connected to the power source voltage supply terminal 23, and source terminal S is connected to the ground potential GND. The FET 21, the first resistance element R21, and the second resistance element R22 are semiconductor devices formed on the same semiconductor substrate 24.

In this power amplifier 20, since the temperature coefficients of resistance of the first resistance element R21 and the second resistance element R22 at the bias voltage supply side are larger than that of the third resistance element R23 at the ground side, the voltages supplied to the gate terminal G of the FET 21 change in accordance with changes of the ambient temperature. Due to this, the power amplifier 20 is supplied with the optimum bias voltage in accordance with each temperature. As a result, it is possible to prevent the deterioration of the basic characteristics, especially the linearity. Further, since the FET 21, the

first resistance element R21, and the second resistance element R22 are formed on the same semiconductor substrate 24, it is possible to reduce the number of the parts in comparison with bias circuits constituted by so-called chip resistors. Accordingly, there is the advantage that the size of the power amplifier can be reduced.

Note that by configuring the third resistance element R23 so that the temperature coefficient is smaller than those of the first resistance element R21 and the second resistance element R22 and the resistance value is variable, it becomes possible to adjust the bias current to any set value.

Third Embodiment

FIG. 4 is a circuit diagram of a power amplifier according to a third embodiment of the present invention.

The power amplifier 30 has, as shown in FIG. 4, an FET (field effect transistor) 31, a bias voltage supply terminal 32 supplied with a plus bias voltage V_{gg} , a power source voltage supply terminal 33 supplied with a power source voltage V_{dd} , a ground potential (reference potential) GND, a first resistance element R31, a second resistance element R32 with a temperature coefficient smaller than that of the first resistance element R31, and a third resistance element R33 with a temperature

coefficient smaller than that of the first resistance element R31.

A first terminal of the first resistance element R31 and a first terminal of the second resistance element R32 are connected, a second terminal of the second resistance element R32 is connected to a first terminal of the third resistance element R33, and the connection point ND31 is connected to a gate terminal G of the FET 31. A second terminal of the first resistance element R31 is connected to the bias voltage supply terminal 32, and a second terminal of the third resistance element R33 is connected to the ground potential GND. A drain terminal D of the FET 31 is connected to the power source voltage supply terminal 33, and a source terminal S is connected to the ground potential GND. The FET 31 and the first resistance element R31 are semiconductor devices formed on the same semiconductor substrate 34.

In this power amplifier 30, since the temperature coefficient of resistance of the first resistance element R31 at the bias voltage supply side is larger than those of the second resistance element R32 and the third resistance element R33 at the ground side, the voltages supplied to the gate terminal G of the FET31 change in accordance with changes of the ambient temperature. Due to this, the power amplifier 30 is supplied with the

optimum bias voltage in accordance with each temperature. As a result, it is possible to prevent the deterioration of the basic characteristics, especially the linearity. Further, since the FET 31 and the first resistance element R31 are formed on the same semiconductor substrate 34, it is possible to reduce the number of the parts in comparison with bias circuits constituted by so-called chip resistors. Accordingly, there is the advantage that the size of the power amplifier can be reduced.

Note that by configuring the second resistance element R32 and the third resistance element R33 so that temperature coefficients are smaller than that of the first resistance element R31 and the resistance values are variable, it becomes possible to adjust the bias current to any set value.

Fourth Embodiment

FIG. 5 is a circuit diagram of a power amplifier according to a fourth embodiment of the present invention.

The power amplifier 40 according to the present fourth embodiment is an example of the configuration of a concrete power amplifier module comprised of FETs arranged in a plurality of stages.

The power amplifier 40 has a plurality of FETs, for example the two FET 41 and FET 42 in this embodiment. The

power amplifier 40 has, as shown in FIG. 5, a bias circuit 43 of the FET 41, a bias circuit 44 of the FET 42, an input matching circuit 45 connected between a connection point ND41 connected to a gate terminal G of the FET 41 of the bias circuit 43 and an input terminal TIN, an inter-stage matching circuit 46 connected to a drain terminal D of the FET 41 and a connection point ND42 connected to a gate terminal G of the FET 42 of the bias circuit 44, and an output matching circuit 47 connected between a drain terminal D of the FET 42 and an output terminal TOUT.

In the bias circuit 43, elements R41 and R42 are connected in series between a bias voltage supply terminal 48 supplied with a plus bias voltage Vgg and the ground potential GND, and the connection point ND41 of resistance elements R41 and R42 is connected to the gate terminal G of the FET 41. The drain terminal D of the FET 41 is connected to a supply terminal 49 of the power source voltage Vdd, and a source terminal S of the FET 41 is grounded.

In the bias circuit 44, resistance elements R43 and R44 are connected in series between the bias voltage supply terminal 48 supplied with the plus bias voltage Vgg and the ground potential GND, and the connection point ND42 of resistance elements R43 and R44 is

connected to the gate terminal G of the FET 42. The drain terminal D of the FET 42 is connected to the supply terminal 49 of the power source voltage Vdd, and a source terminal S of the FET 42 is grounded.

5 In the power amplifier 40 having the above configuration, the resistance elements R41 and R43 are constituted by compound semiconductor resistance elements formed on the same compound semiconductor substrate 50 as the FET 41 and FET 42. Both resistance values of the
10 compound semiconductor devices R41 and R43 are set to 2.5 k Ω . Further, the resistance elements R42 and R44 are so-called chip resistors formed by metal coatings. Both resistance values of the chip resistance elements R42 and R44 are set to 500 Ω .

15 The temperature coefficients of the compound semiconductor resistance elements R41 and R43 are set to 3500 ppm/ $^{\circ}$ C and the temperature coefficients of the compound semiconductor resistance elements R42 and R44 are set from -100 to 100 ppm/ $^{\circ}$ C. In this way, the
20 temperature coefficients of the compound semiconductor resistance elements R42 and R44 are small enough to be ignored in comparison with those of the compound semiconductor resistance elements R41 and R43.

FIG. 6 is a view of the relationship between a
25 resistance value of the resistance element R41 and the

temperature at the power amplifier of FIG. 5 when the bias voltage V_{gg} is set to 2.7V and the temperature range of use is set from -30°C to $+85^{\circ}\text{C}$. In FIG. 5, an abscissa represents the temperature T , and an ordinate represents the resistance value R .

Further, FIG. 7 is a view of the relationship between the resistance value of the resistance element R_{41} and the gate bias voltage V_g supplied to the gate of the FET at the power amplifier of FIG. 5. In FIG. 7, an abscissa represents the resistance value R , and an ordinate represents the gate bias voltage V_g . Note that the resistance element R_{43} has the same characteristics as the resistance element R_{41} .

As will be understood from FIG. 7, the bias voltage V_g increases at a low temperature, while decreases at a high temperature. For example, when the temperature is 25°C , the voltage V_g is 0.35V, when it is -30°C , the voltage V_g is 0.42V, and when it is $+85^{\circ}\text{C}$, the voltage V_g is 0.29V. Due to this, it is possible to obtain a temperature compensation effect of the power amplifier 40.

Further, as a characteristic showing the linearity of the power amplifier, there is the adjacent channel power ratio (ACPR) characteristic.

FIG. 8 is a view of the ACPR characteristic of the power amplifier with respect to the ambient temperature.

In FIG. 8, an abscissa represents the temperature T , and an ordinate represents ACPR. Further, in FIG. 8, a curve indicated by A shows the ACPR characteristic of the power amplifier 40 according to the present embodiment, and a
5 curve indicated by B shows the ACPR characteristic of a general power amplifier (related art).

The curve B of the general power amplifier shows that the ACPR is -55 dBc at 25°C, -50 dBc at -30°C, and -48 dBc at +85°C. Namely, there is a deterioration of 5 to
10 7 dB in the overall temperature range in a general power amplifier.

Contrary to this, the curve A of the power amplifier of the present embodiment shows that the ACPR is -55 dBc at 25°C, -54 dBc at -30°C, and -53 dBc at +85°C. The
15 power amplifier of the present embodiment exhibits a good, flat characteristic in which the amount of change is within +2 dB over the entire temperature range and gives an excellent temperature compensation effect to the bias circuit.

20 Summarizing the effects of the invention, as explained above, according to the present invention, it is possible to minimize the deterioration of the linearity with respect to the ambient temperature.

Further, since part of the resistance elements used for
25 the bias circuit are formed on the same semiconductor

substrate as the FETs, the size of the power amplifier can be reduced. Further, the resistance elements with small temperature coefficients are made resistance elements with variable resistance values so as to enable

5. the optimum bias current to be set with respect to changes of the bias current due to fluctuation of the threshold values of the FETs.

While the invention has been described with reference to specific embodiments chosen for purpose of

10 illustration, it should be apparent that numerous modifications could be made thereto by those skilled in the art without departing from the basic concept and scope of the invention.